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O
VER the past four decades, the exponentially increasing computing performance in a microchip has been a consequence of relentlessly scaling complementary metal-oxide-semiconductor (CMOS) integrated circuits based on Moore's law [1] , which will sustain at least for another 15 years according to International Technology Roadmap for Semiconductors (ITRS) [2] . Meanwhile, active research in the field of the beyond CMOS technology is underway in pursuit of low-power logic and nonvolatile circuits [3] , and one of the most explored beyond CMOS options is spintronics, where the electron spin is used as a computational variable [4] .
Manipulating the electron spin using the current-induced spin torque has been extensively studied both theoretically and experimentally in the past decade [5] . Many spin-based devices or interconnects are proposed using spin current created by either spin injection directly from the ferromagnet (FM) [6] - [8] or the giant spin Hall effect [9] . However, based on the recent benchmarking results [10] , [11] , the energy associated with spin-torque-driven devices is much higher than that with CMOS transistors, and a potential solution to significantly reduce the energy in spintronics devices is controlling the magnetization using the electric field instead of the current. Therefore, it is of interest to explore a possible spintronic device structure to realize logic functions without passing any current through.
Recently, the magnetoelectric (ME) coupling has been under active research due to the possibility of the voltage-controlled magnetization switching [12] , [13] . The ME coupling is the interaction between the electric polarization and magnetization, and has been observed in both a single material and a heterostructure [14] . However, a single material having the ME coupling is typically an antiferromagnet (e.g., Cr 2 O 3 ), where the net magnetization is usually weak. Therefore, in this paper, we focus on the heterostructure showing the ME effect, which is defined as changing the magnetization by the electric polarization. The inverse ME (IME) effect is defined in a reverse order. Furthermore, in various material systems, the ME coupling can be induced by magnetostriction [15] - [19] , charge transfer [20] - [28] , or magnetic exchange bias [29] , [30] at the interface. In particular, a successful ME magnetization reversal has been recently observed in a stack of multiferroic BiFeO 3 (BFO) and an FM [31] . In addition, a change in the electric polarization due to strain, induced by switching the magnetization through an external magnetic field, has been demonstrated in the layers of ferroelectric (FE) and ferromagnetic films [32] . As a result, based on these unique relations between the electric polarization and the magnetization, in this paper, a current-free spin-based logic device is proposed. A single device is composed of a ferromagnetic wire with two FE capacitors as the input and the output as shown in Fig. 1(a) , where logic 1 and 0 are defined in both magnetization and voltage. The dominant mechanisms at the input and the output are ME and IME effects, respectively, which are used to create and detect the magnetic domain wall (DW). Due to no current flow in the FM wire, automotion of the DW [33] is in charge of propagating the magnetic signal from one end to another. Using the IME effect and a clocked switch, the voltage is established at the output when the magnetization of the wire is completely reversed. The output voltage can be used to drive the next stage by making the dimensions of connecting FE capacitors different, as shown in Fig. 1(c) . To realize Boolean functions correctly, initialization of magnetic states is required before every computation, and thus, one of the possible circuits for initialization is also shown in Fig. 1 .
The rest of this paper is organized as follows. In Section II, the operation principle of a single device is introduced, and how to Cascade devices is also mentioned. In addition, one of the possible circuits for magnetization initialization is presented. In Section III, the mathematical formalism, including the magnetization and electric polarization dynamics, the output open-circuit voltage, and charge sharing between two stages, is presented in detail. In Section IV, based on the developed theoretical models, a single stage is simulated to justify the device concept, and possible functions from a single device are discussed. In addition, a three-input majority gate using the proposed device and corresponding functions are predicted. Furthermore, the case of two connecting stages is simulated to show the device is cascadable, and the fanout of the device is discussed. Finally, the energy dissipation associated with devices is estimated, and the conclusion is drawn in Section V.
II. DEVICE OPERATION
In this section, a single device operation and the principle of driving the next stage are described. A single device structure is shown in Fig. 1(a) , where the ME and IME effects are used for the input and the output, respectively. For the input, an applied voltage pulse switches the electric polarization of the FE, and the electric polarization switches the magnetization through the ME coupling. The reversal of the magnetization underneath the input creates a DW, which can propagate from the input to the output automatically because of the demagnetization of the FM wire. Once the DW arrives the end of the FM wire, instead of reflection, the DW can disappear gradually by intentionally enhancing the damping mechanism at the end [34] . Thus, no signal is reflected back from the output, and the input-output isolation is achieved in the device.
To convert the output magnetic switching to the electric signal, instead of using the magnetic tunneling junction [35] , which usually requires a complex sense amplifier associated with it [36] , the IME combined with a clocked switch is used. The procedure of producing the output voltage is as follows. First, before the DW switches the magnetization underneath the output, the FE capacitor is connected to the ground by turning ON the switch. By doing this step, some charges are accumulated on the FE capacitor due to the nonzero electric polarization. Next, the switch is turned OFF to float the node, and thus, the amount of charge on the FE capacitor becomes fixed. When the magnetization at the output is reversed, the electric field due to the IME coupling is switched as well. However, the electric polarization is not fully switched accordingly, since the net electric field is compensated by another electric field in the opposite direction built up by the fixed charge on the capacitor; thus, the output open-circuit voltage is generated. Based on the operating principle of a single device, a majority gate is proposed as shown in Fig. 1(b) , where the computation is done within ferromagnetic wires [37] . Note that here no leakage through FE capacitors is assumed based on simulation parameters (t FE = 5 nm). In reality, a significant leakage exists due to tunneling, bulk conduction, or conduction via defects if thickness of the FE is too thin (below 2 nm). As ME and IME coefficients are improved, the leakage can be largely reduced by a thicker FE layer (2 and 3). However, charge leakage would not ruin the operation of logic circuits, since the switching time is of the order of nanoseconds, which is too short for any appreciable charge to leak. Furthermore, in the steady state, it is not the charge but the magnetization that makes logic nonvolatile.
The cascadability of the devices can be realized by sharing the charge between two FE capacitors with another clocked switch as shown in Fig. 1(c) , where CLK 1 is used to set up the charge and voltage at nodes, and CLK 2 is for passing the voltage from one node to another. Since there is no change in the magnetization at the input of the driven stage, the voltage remains zero before CLK 2 is ON. As a result, the input voltage of the driven device is always determined by the output voltage of the driving one, which provides the nonreciprocity of this computational scheme. Furthermore, the capacitance of the driven device is designed to be smaller than that of the driving one to make sure that the voltage after charge sharing is large enough for the DW creation. As will be shown in Section IV, initializing magnetic states in cascaded devices is required to produce correct logic functions. Thus, one of the possible circuits for initialization is shown in Fig. 1 , where V initial is a clocked signal. When V initial is ON, the input signal is blocked by a clocked signal, which is complementary to V initial , and an initialization signal is applied on devices through a voltage divider. The required antiparallel initial configuration shown in Figs. 7 and 8 is realized by different reference voltages on voltage dividers (e.g., 0 and V ref in Fig. 1 ).
III. SIMULATION SCHEME
To model the proposed device, a numerical scheme describing the dynamics of the electric polarization and the magnetization with interface ME effects at both input and output is required. Therefore, in this paper, the Landau-Khalatnikov (LKh) equation is used to describe how the electric polarization evolves with time in the FE [38] , and the Landau-Lifshitz-Gilbert (LLG) equation is used to describe the magnetization dynamics in the FM [39] . A single device is modeled by self-consistently solving the LKh and LLG equations together with the interface ME coupling. The induced open-circuit output voltage by the magnetization reversal is calculated using electrostatic equations. The numerical simulation scheme for a single device is shown in Fig. 3 . Furthermore, when devices are cascaded, the charge sharing process is modeled by solving the current, electrostatic, LKh, and LLG equations together, and the corresponding numerical procedure is shown in Fig. 4 . In this section, the mathematical details, including the ME coupling, electric polarization and magnetization dynamics, open-circuit output voltage, and charge sharing process, are given. 
A. INTERFACE MAGNETOELECTRIC COUPLING
As mentioned above, depending on different material systems, the ME coupling between the FE and the FM can be induced by strain, charge, or exchange bias at the interface.
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Thus, instead of modeling the exact mechanism of each type of the ME (IME) effect near the interface, which is still an open problem in this field, here a general expression is attempted to describe the free energy, F ME(IME) , of all kinds of ME (IME) effects at the interface by introducing an experimental fitting parameter, α ME(IME) , given as F ME(IME) = −α ME(IME)
where A is the cross-sectional area of the FE/FM heterostructure, t int is the thickness of the ME layer, 0 is the dielectric constant in vacuum, P i is the electric polarization of the FE in the i-direction, and M j is the magnetization of the FM in the j-direction. Note that theoretically, ME and IME effects should have the same α in the expression of the free energy [12] ; however, experimental data show that α can be quite different between ME and IME effects [11] , and the origin of this inconsistency is still under debate. Furthermore, without losing any essential physics, (1) assumes that the intermediate order involved in the ME (IME) coupling is well-coupled to the electric polarization or the magnetization. For instance, in the BFO/CoFe structure, the antiferromagnetic order of the multiferroic is assumed to be well-coupled to the electric polarization, and in the magnetostriction system, the strain is tightly bound to the magnetization. Typically, for different material systems, the range of α varies from (100/c) to (0.01/c) s/m, where c is the speed of light [11] . From the Landau theory, the effective magnetic field due to the interface ME coupling is given as
where t FM is the thickness of the FM and µ 0 is the free space permeability. Similarly, the effective electric field induced by the IME effect can be written as
where t FE is the thickness of the FE. As a consequence, for a given FE/FM heterojunction with ME and IME effects at the interface, the electric polarization of the FE inserts an effective magnetic field through the ME coupling on the FM, and the magnetization of the FM generates an effective electric field on the FE by the IME coupling.
B. DYNAMICS OF ELECTRIC POLARIZATION AND MAGNETIZATION
The time evolution of the electric polarization is governed by the LKh equation given as
where P is the electric polarization, γ v is the viscosity coefficient describing how fast the electric polarization can respond to the driving forces, E eff is the total effective electric field, and F FE is the total free energy of the FE, including the Ginzburg-Landau-Devonshire term (F GLD ) with the expansion coefficients α FE1 , β FE1,2 , and γ FE1,2,3 [40] , the depolarization (F DP ) [41] , and the applied electric field (F EXT ) given as follows:
In (7), λ NM is the metal screening length and DL is the dead layer permittivity. E x , E y , and E z in (8) are the applied electric fields in the x-, y-, and z-directions, respectively. For simplicity, the FE is assumed to be monodomainlike and is free from the effects of thermal noise; thus, the FE nearest-neighbors coupling [42] , the dipole-dipole interaction, and the thermal fluctuations are ignored in the FE. The Euler scheme is used to integrate the LKh equation numerically. On the other hand, the LLG equation is used to describe the magnetization dynamics in the FM given as
where α is the Gilbert damping coefficient, m is the magnetic unit vector ( M = M s m), γ is the gyromagnetic ratio, and H eff is the effective magnetic field, including ME coupling ( H ME ), material anisotropy ( H mat ), shape anisotropy ( H sh ), and exchange interaction ( H ex ) shown as follows:
In (10), field components are given as 
where K mat,x , K mat,y , and K mat,z are material anisotropy energy density in the x-, y-, and z-directions, respectively, M s is the saturation magnetization, N xx,ij , N yy,ij , and N zz,ij are components of the demagnetization tensor [43] at the ith domain due to the jth domain, and A ex is the exchange constant. The LLG equation is numerically solved using the Runge-Kutta method. Note that for simplicity, thermal fluctuations are ignored in the effective fields.
C. OPEN-CIRCUIT VOLTAGE
Due to the fixed charge on the output FE capacitor, the opencircuit voltage is induced when the magnetization is reversed. This process can be described simply through electrostatic equations given as
where E o is the electric field induced by the change in the electric polarization, which is a result from the magnetization reversal through the ME coupling, P 0 and P(t) are the electric polarization before and after the DW reaches the end, respectively, V o includes the induced open-circuit voltages in the x-, y-, and z-directions defined in Fig. 1(a) , and l FE and w FE are the length and the width of the FE layer, respectively.
D. CHARGE SHARING
When the devices are connected together, the charges on the FE capacitors flow from one side to another depending on the voltage difference between connecting nodes. The charge dynamics between nodes can be described by iterating the current, electrostatic, LKh, and LLG equations given as
where V i and V j include voltages in the x-, y-, and z-directions at nodes i and j, respectively, Q includes Q x , Q y , and Q z , which are charges accumulated at the FE surface in the x-, y-, and z-directions, respectively, A x , A y , and A z are FE surface areas in the x-, y-, and z-directions, respectively, and R ON is the ON-resistance of the switch. Equations (16)- (20) describe how the charge, electric field, electric polarization, and magnetization at either node i or j evolve with time.
IV. RESULTS AND DISCUSSION
In this section, a single device is simulated to show the ability to realize a NOT gate using the numerical scheme introduced above. Based on the operation of a single device, NAND and NOR gates are predicted using a three-input majority gate. The logical input and output states in these gates are encoded in magnetizations. Voltages are applied in order to switch magnetizations. Furthermore, the case of two devices in Cascade is also simulated to demonstrate the ability to propagate the signal from one stage to another through a two-phase clocking scheme. Finally, the energy dissipation of the device is quantified. The simulation parameters are summarized in the Supplementary Materials, where BaTiO 3 is used for the expansion parameters of the FE, a typical in-plane magnet is applied for a fast DW velocity [44] , and the viscosity coefficient is chosen to make the time for switching to the saturation polarization roughly equal to 30 ps [10] . Note that in this paper, there is no hysteresis loop in the FE, since a very thin film is used [45] . In the proposed device, it is not required to have an FE hysteresis loop to make the device work normally. For the input, the ME coefficient is chosen to be larger than the IME one, so that a smaller voltage can be used to overcome the electric field due to the magnetization. For the output, to reduce the magnetic field induced by the electric polarization so that the DW can reach the end of the FM wire, the IME coefficient is chosen to be larger than the ME one. For simplicity, the coupling between the electric polarization in the out-of-plane direction of the FE (y) and the magnetization in the easy axis (x) is assumed. The Cartesian coordinate used for simulations can be found in Fig. 1(a) .
A. SINGLE DEVICE
For a single device shown in Fig. 1(a) , when a positive voltage is applied to the input, a negative electric field is generated across the FE and switches the electric polarization from the positive to the negative direction. The switching in the electric polarization reverses the direction of the magnetic field induced by the ME effect. If the magnetic field is strong enough, the magnetization close to the input will be flipped and the DW is created. The DW can automatically move throughout the FM wire by changing its shape due to intrinsic shape anisotropy. Once the DW reaches the output, it disappears because of a strong damping mechanism at the end [34] , and the magnetization of the wire is completely switched. Note that before the DW arrives the output, the clock has to be turned ON and then OFF to provide some fixed charge on the FE capacitor. For the output, the electric polarization is not completely switched when the magnetization is reversed, since the IME electric field is compensated by a fixed-charge-induced electric field, which creates an opencircuit output voltage. On the other hand, if a negative voltage is applied, there is no change in the magnetization, and the output voltage remains zero. Figures 5 and 6 , which show the device works as described above, are the time evolutions of voltage, average magnetization, and electric polarization for a positive voltage and a negative voltage, respectively, with a single device having the initial magnetization in the +x-direction. Note that from Fig. 5 , a voltage gain is obtained, which is mainly determined VOLUME 2, 2016 by the IME coefficient. In general, a larger IME coefficient results in a better magnetization-voltage conversion. The tradeoff between the energy and the switching delay is shown in the Supplementary Materials, and it is found that similar to the spin-torque-driven case [34] , a greater voltage does not guarantee a shorter delay, since the DW velocity due to automotion is proportional to sin 2φ, where φ is the DW phase.
All the functions that a single device can provide are shown in Fig. 7(a) , where the magnetization of the wire is totally determined by the input voltage regardless of the initial magnetization, and the output voltage is nonzero only when the switching in the magnetic state occurs. Note that positive and negative input voltages correspond to the final magnetization being −x and +x, respectively. Therefore, the fact that the output voltage is opposite to the input voltage results in the opposite magnetizations in the consecutive stages and, thus, implements the NOT gate. Thus, to avoid logic computation errors induced by zero output voltages, the initial magnetizations of every stage are set to be antiparallel to each other as shown in Fig. 7(b) , where for a NOT chain, positive and negative voltages correspond to completely opposite magnetic configurations. In other words, due to unique functions that the proposed device can provide, the error due to the zero output voltage can be removed by setting a correct magnetic state in the following stage initially. In addition, a correct output voltage can be deduced by sensing the magnetization in the preceding stage if a zero output voltage is detected (−x: negative voltage and +x: positive voltage). Furthermore, NAND and NOR gates can be realized by implementing a majority gate based on the operation of a single device as shown in Fig. 1(b) , where the computation is done in ferromagnetic wires and the majority of the magnetization determines the output voltage [37] . Fig. 8(a) shows all the functions in a three-input majority gate for the case that the magnetization of all three inputs is in the either +x-or −x-direction. A NAND or a NOR gate can be determined by setting one of the inputs as a control terminal (e.g., −: NAND and +: NOR). Similarly, Fig. 8(b) shows an example that even though a zero output voltage may appear during the computation, one can still obtain correct magnetic states through the same magnetic initialization as mentioned above. Note that in Fig. 1 , one of the possible circuits is shown to set up the initial magnetization of the FM wires, and the corresponding delay is the time needed for DW creation and transport to the end of the FM wire. 
B. DEVICES IN CASCADE
Once the computation is done in a single stage, it is important to pass the signal to the next stage for implementing a more complicated function if a nonzero output voltage is generated. As a result, a two-phase clocking scheme is used for devices in Cascade as shown in Fig. 1(c) , where CLK 1 and CLK 2 are used to set up and share the charge between nodes, respectively. Note that different from a single device mentioned previously, where the DW is created by the applied voltage, CLK 1 has to be turned ON and then OFF to set the initial charge on the FE capacitor after the DW is created and before the DW reaches the end. For CLK 2 , the on-period needs to be long enough to make sure the DW can be generated in the FM wire. Fig. 9 shows the voltage, clock, average magnetization, and electric polarization as the functions of time for all the nodes in the case of two devices in Cascade. To drive the device in the second stage, the capacitance associated with the second stage is designed to be small enough compared with that with the first stage. The simulation parameters for two stages are also given in the Supplementary Materials. Again, since the magnetic state in the following stage is updated only when the output voltage is nonzero, it is important to initialize the magnetic states of every stage antiparallel to each other to ensure the computation is correct. Note that if there are more than one device in the next stage, to make sure the fan-out is large enough, the total input capacitance in the driven devices has to be small enough compared with the output capacitance of the driving one. For a logic circuit, a two-phase clocking scheme is especially useful for the situation that all the paths have the same logic depths and input data can be pipelined. For an unsteady data stream and a circuit with multiple logic depths, designing the clocks is nontrivial.
C. ENERGY DISSIPATION
Using the initialization setup shown in Fig. 1 , the total energy associated with a single stage is composed of the energy for initializing magnetic states, the energy required to write the information through a voltage source, and the energy to turn ON CLK 1 for processing the charge at the output. Since a switch has to be turned ON for passing the input signal, a rough energy estimation for a single stage is given as
where C FE is the FE capacitor calculated using the parallelplate capacitor formula (C FE = ( FE 0 l FE w FE /t FE )), V FE is the writing voltage, C g is the gate capacitor of a CMOS transistor, and V ON is the voltage to turn a CMOS transistor ON. Similarly, the energy of a three-input majority gate is given as
where two more inputs are needed to be initialized and written compared with (21) . Furthermore, for the case of two stages in Cascade, the energy dissipation is given as below to account for additional clocks and initialized stage
Using the FE parameters in the Supplementary Materials (C FE = 0.12 fF and V FE = 0.1 V for a single stage and C FE,1 = 0.36 fF, C FE,2 = 0.06 fF, and V FE = 0.1 V for two stages in Cascade) and the ITRS 2018 technology node for CMOS transistors (C g = 0.1 fF and V ON = 0.72 V), the energies are 53, 107, and 133 aJ for a single stage, a three-input majority gate, and two devices in Cascade, respectively, which are two to three orders of magnitude less than those in spin-torque-driven devices [10] . Note that rather than the ME switching, the energy dissipation in this scheme is dominated by the clocked switches. In addition, as mentioned previously, the FE capacitor in the driven stage has to be smaller compared with that in the driving one to VOLUME 2, 2016 FIGURE 10. Top view of a possible layout for a NOT chain using the Cascade scheme shown in Fig. 1(c) . A voltage amplifier (red triangle) working as a repeater is required whenever a smaller device is driving a larger one. The ratio of capacitances between stages is 6:1, which is used in Fig. 9 and can be further reduced by larger ME and IME coefficients at the input and the output, respectively. Note that the repeater buffer can be implemented with just an nMOSFET and a clock (i.e., nMOS dynamics clocked logic), since it is driving just a capacitive load.
pull the voltage high enough for the DW creation. As a result, if the device dimension cannot be shrunken anymore for a normal operation after a chain of multiple stages in Cascade, a voltage amplifier is required to work as a repeater for driving a larger device as shown in Fig. 10 , where a possible layout for a NOT chain is presented. However, the stage ratio can be further reduced using heterojunctions with high ME and IME coefficients at the input and the output. For instance, if the ME coefficient at the input is increased, a small electric field will be enough to generate a magnetic field for DW creation. Hence, the required voltage for driving the next stage can be lower, and thus, the stage ratio is reduced.
V. CONCLUSION
In this paper, a new digital device scheme is proposed using the ME and IME couplings combined with automotion of the DW. By using the numerical simulations, the device is shown to be cascadable and to have the input/output isolation, nonreciprocity, and gain. In addition, the NOT, NAND, and NOR gates can be implemented by a single device and the corresponding majority gate with initializing magnetic states. Finally, it is shown that the proposed device based on the ME coupling dissipates much less energy compared with that using spin-transfer torques.
